

# PL94056 High Efficiency, Synchronous bi-directional Buck-Boost Charger with integrated fast charge protocols

# 1 Features

- Bi-directional buck-boost charging and discharging with PD3.0, QC3.0, AFC, SCP, FCP, BC1.2 protocols integrated
- Support source role, sink role and DRP role for PD3.0
- Charging management, including trickle charging, CC charging, CV charging and charging termination functions
- Wide VBUS and VBAT voltage operation range up to 32V
- Integrated 10mR H-bridge MOSFET
- Support up A port and C port, plug-in and plug-out detection
- Support over current, over voltage protection for each port.
- 1 Cell to 6 Cells battery charge management
- Support both 4.2V and 3.5V battery charging
- Programmable switching frequency 150Khz and 300Khz
- Programmable VINREG voltage to prevent overloading adaptor.
- 12-bit DAC converter to guarantee programmable current limit with10mA/step
- 12-bit DAC converter to guarantee programmable output voltage with 5mV/step
- Programmable cable drop compensation
- Integrate N-Gate drivers for USB ports
- Battery voltage, BUS voltage and all ports voltage sensing on VMON pin
- Battery current, BUS current and all ports current sensing on VMON pin
- Comprehensive protection features in on-chip buck-boost controller
- Supports pass-through operation when VBUS is close to VBAT
- I<sup>2</sup>C interface is available to communicate with MCU
- On-chip LDO to provide power for MCU
- QFN6x6-42 package

# 2 Applications

- Power Bank
- Battery packs
- Li-ion Battery Charger
- Portable equipments
- General fast Charging
- Smart USB Sockets

# **3 Description**

PL94056 is a high efficiency, synchronous bi-directional buck-boost charger with integrated fast charge protocols. It is a comprehensive and flexible buck-boost charger platform designed for most of fast charging applications with type-C port and PD protocol. It can be programmed to buck charging, boost charging or buck-boost charging. PL94056 provides I<sup>2</sup>C interface to communicate with MCU, provides high voltage sensing for battery and BUS terminals, accurate rail-rail current sensing for battery current, BUS current and USB ports currents. It also provides high voltage blocking for CC1, CC2, DP, DM communication signals for all of the USB ports. PL94056 can work with a general MCU to provide a complete, powerful and flexible buck-boost charging system for all kinds of fast charge application such as power bank, battery packs, or portable energy cubic etc.

In charging mode, it steps up or down the input voltage to effectively charge the batteries. PL94056 supports trickle charging, constant current (CC) charging and constant voltage (CV) charging management. The charging current and charging voltage can be programmed by two 12-bit DAC converters.

The PL94056 features I<sup>2</sup>C interface, so the user can easily control the charging/discharging mode, and program charging current, charging voltage, output voltage, and output current limits through I<sup>2</sup>C. It also monitors the status of USB ports and provides two NMOS gate drivers to control the power path independently. User can also use I<sup>2</sup>C to monitor the status of DC-DC, even the whole system.

PL94056 also provides VMON pin, through which the MCU can monitor VBUS, VBAT voltage, IBUS, IBAT current and the current of each port in real time. All these features simplify the system design and reduce BOM cost for any charging system.

The PL94056 supports under voltage protection, over voltage protection, over current protection, short circuit protection and over temperature protections to ensure system safety under different abnormal conditions.







Fig. 4-1 Typical Application Schematic





Tab.5-1 PL94056 Pin-Functions (QFN6x6-42 Package)

	Pin	Description
Number	Name	Description
1	VC	Used to sense the voltage of C port.
2	VGA	NMOS gate driver to control the external NMOS of A port
3	VA	Used to sense the voltage of A port.
0,4	GND	Analog ground. User shall connect PGND and AGND together on PCB.
5	VMON	Used to detect VBUS/VBAT voltage, IBUS/IBAT current, and the voltage drop of cut-off MOS for A/C ports. Connect this pin to MCU with a RC filter.
6	SCL	$I^2C$ clock line. Connect with a pull up resistor (typical $10k\Omega).$ Connect to MCU
7	SDA	$I^2C$ data line. Connect with a pull up resistor (typical 10k $\Omega)$ . Connect to MCU
8	INT	Open drain output for interrupt signal. Connect to MCU
9	RXOVER	Connect this pin to MCU
10	RXCRC	Connect this pin to MCU
11	IREF	Reference voltage for input and output current limiting loop.
12	VP1P2	1.2V power supply.
13	MCULDO	3.3V voltage output for MCU



		1 20100
14	VDD	Output of internal 5V linear regulator.
14		Connect a $1\mu F$ capacitor from VDD pin to GND as close to the IC as possible.
		Power supply to the IC. Connect to power rails with low voltage schottky diodes.
15	VINALL	Place a 1µF capacitor from this pin to GND as close to the IC as possible.
16	VREF	Reference voltage for voltage control loop
17	FB	VBUS voltage feedback.
18	COMP	Error amplifier output and input to the PWM comparator. Connect frequency compensation components to this pin.
19	DPA	D+ signal for A port
20	DMA	D- signal for A port
21	CSN1	Negative input of a current sense amplifier. Connect to one terminal of the current sense resistor in the VBAT side.
22	CSP1	Positive input of a current sense amplifier. Connect to one terminal of the current sense resistor in the VBAT side.
		Battery voltage or Input voltage.
23	VBAT	Place a $1\mu$ F capacitor from this pin to GND as close to the IC as possible.
24	BST1	Boot-Strap pin Connect a $0.1\mu$ F or greater capacitor between SW and BST to power the high side gate driver.
25	VCC	Power supply for high side and low side driver
26	VBATP	The power output node of the converter in charging mode, and the power input node of the converter in discharging mode. Connect these pins to the positive node of battery cells.
27	SW1	Power Switching pin. Connect this pin to the switching node of inductor.
28	SW2	Power Switching pin. Connect this pin to the switching node of inductor.
29	VBUSP	The power input node of the converter in charging mode, and the power output node of the converter in discharging mode.
30	PGND	Power ground. User shall connect PGND and AGND together on PCB.
34	BST2	Boot-Strap pin Connect a $0.1\mu$ F or greater capacitor between SW and BST to power the high side gate driver.
35	VBUS	Power node of the charger.
36	CSPBUS	Positive input of a current sense amplifier. Connect to one terminal of the current sense resistor.
37	CSNBUS	Negative input of a current sense amplifier. Connect to one terminal of the current sense resistor.
38	CC1	Configuration Channel 1 for C port
39	CC2	Configuration Channel 2 for C port
40	DPC	D+ signal for C port
41	DMC	D- signal for C port
42	VGC	NMOS gate driver to control the external NMOS of C port

# 6 Device Marking Information

Tab. 6-1 Device Marking Information

Part Number	Order Information	Package	Package Qty	Top Marking
PL94056	PL94056ISP42	QFN6x6-42	4000	94056 RAAYMD

PL94056: Part Number RAAYMD: RAA: LOT NO.; YMD: Package Date



# 7 Specifications

# 7.1 Absolute Maximum Ratings (Note1)

Over operating free-air temperature range (unless otherwise noted).

#### Tab. 7-1-1 Absolute Maximum Ratings

		MIN	МАХ	Unit
	VA, VC, VBUS, VBAT, VINALL, CSP1, CSN1, CSPBUS, CSNBUS, SW1, SW2	-0.3	40	
	VGA-VA, VGC-VC	-0.3	15	
	VGA-VBUS, VGC-VBUS	-0.3	15	
Voltago rango at	BST1 to SW1, BST2 to SW2	-0.3	7	
Voltage range at terminals (Note2)	HG1 to SW1, HG2 to SW2	-0.3	7	V
	CC1, CC2, DPC, DMC, DPA, DMA	-0.3	22	
	COMP, FB, VMON, SCL, SDA, INT, RXOVER, RXCRC, IREF, VP1P2, MCULDO, VDD, VREF, LG1, LG2	-0.3	6.5	
	Others	-0.3	6.5	

# 7.2 Handling Ratings

## Tab. 7-2-1 Handling Ratings

PARAMETER	DEFINITION	MIN	MAX	UNIT
Тѕт	Storage Temperature Range	-65	150	°C
TJ	Junction Temperature		+160	°C
ΤL	Lead Temperature		+260	°C
V <sub>ESD</sub>	HBM Human body model	2	4	kV



# 7.3 Recommended Operating Conditions (Note 3)

		MIN	МАХ	Unit
	VA, VC, VBUS, VBAT, CSP1, CSN1, CSPBUS, CSNBUS, SW1, SW2, VINALL	-0.3	32	
	VGA-VA, VGC-VC	-0.3	15	
	VGA-VBUS, VGC-VBUS	-0.3	15	
	BST1 to SW1, BST2 to SW2	-0.3	6.5	
Voltage range at terminals <sup>(Note2)</sup>	HG1 to SW1, HG2 to SW2	-0.3	6.5	V
	CC1, CC2, DPC, DMC, DPA, DMA	-0.3	22	
	COMP, FB, VMON, SCL, SDA, INT, RXOVER, RXCRC, IREF, VP1P2, MCULDO, VDD, VREF, LG1, LG2	-0.3	6.5	
	Others	-0.3	6.5	

#### Tab. 7-3-1 Recommended Operating Conditions

# 7.4 Thermal Information(Note 4)

#### Tab. 7-4-1 Thermal Information

Symbol	Description	QFN6x6-42	Unit
θ」Α	Junction to ambient thermal resistance	30	°C/W
οιθ	Junction to case thermal resistance	8	C/VV

#### Notes:

1) Exceeding these ratings may damage the device.

2) All voltage values are with respect to network ground terminal.3) The device function is not guaranteed outside of the recommended operating conditions.

4) Measured on approximately 1" square of 1 oz copper.

# 7.5 Electrical Characteristics

(Typical at VBUS = 12V, VBAT = 3.6V, TJ=25°C, unless otherwise noted.)

Tab. 7-5-1	Electrical	Characteristics
------------	------------	-----------------

SYMBOL	PARAMETER	CONDITION	MIN	TYP	MAX	UNIT	
Power supplies							
VBUS	Input voltage on VBUS		3.5		32	V	
VBAT	Input voltage on VBAT		3.2		32	V	
VINALL	Input voltage on VINALL		3.2		32	V	
M	VBUS under-voltage lockout	Charging mode, rising edge		3.5		V	
V <sub>UVLO_VBUS</sub>	threshold	Hysteresis		180		mV	
V <sub>UVLO_VBAT</sub>	VBAT under-voltage lockout threshold	Discharging mode, Rising edge		3.2	3.3	V	
	threshold	Hysteresis		220		mV	
$V_{UVLO_VINALL}$	VINALL under-voltage lockout threshold			1.2		V	
I <sub>Q_shutdown</sub>	shutdown current	VBAT= 8.4V, EN = 0		0	1	μA	
I <sub>Q_stdby</sub>	Standby current	VBAT= 8.4V, GOACTIVE = 0		60	80	μA	
I <sub>Q_nocik</sub>	Quiescent current with digital CLK disabled	VBAT= 8.4V, GOACTIVE = high, DISCLK = high, ENDCDC=low		2		mA	
IQ_nodcdc	Quiescent current with DC-DC disabled	VBAT= 8.4V, GOACTIVE = high, DISCLK = low,		12		mA	



Vacuation         LDO set b 3.3V. LDO = 1-50mA         3.23         3.30         3.37         V           Vient2         Vient2 <t< th=""><th><math>V_{DD}</math>VDD regulation voltageVINALL = 12V, I_{VDD} = 1.70mA4.95.15.38<math>I_{VDD\_LIM}</math>VDD regulator current limitVINALL = 12V, VDD = 4V4080120<math>V_{MCULDO}</math>LDO regulation voltageLDO set to 3.3V, ILDO = 1.450mA3.233.303.33<math>V_{VP1P2}</math>1.2V power supply for BMC voltageVINALL = 12V, connect 1uF from VP1P2 pin to GND.1.2<math>V_{VCC}</math>Power supply for buck-boost driversVBAT = 12V, connect 1uF from VCC pin to GND.6.6VcpCharge pump voltageVBAT = 8.4V, VBUS=0V7FswSwitching frequencyFSW_SET = 00150FSW_SET = 01300</th><th>mA 7 V V</th></t<>	$V_{DD}$ VDD regulation voltageVINALL = 12V, I_{VDD} = 1.70mA4.95.15.38 $I_{VDD\_LIM}$ VDD regulator current limitVINALL = 12V, VDD = 4V4080120 $V_{MCULDO}$ LDO regulation voltageLDO set to 3.3V, ILDO = 1.450mA3.233.303.33 $V_{VP1P2}$ 1.2V power supply for BMC voltageVINALL = 12V, connect 1uF from VP1P2 pin to GND.1.2 $V_{VCC}$ Power supply for buck-boost driversVBAT = 12V, connect 1uF from VCC pin to GND.6.6VcpCharge pump voltageVBAT = 8.4V, VBUS=0V7FswSwitching frequencyFSW_SET = 00150FSW_SET = 01300	mA 7 V V
Vision         VDD regulation Voltage         1 - 70mA         4.9         5.1         5.3         V           Viscaula         VDD regulation voltage         LDO set to 3.3V LDO =         3.20         80         120         mP           Viscaula         VDD regulation voltage         LDO set to 3.3V LDO =         3.23         3.30         3.37         V           Viscaula         LDO regulation voltage         VINALL = 12V, connect full         6.6         V           Visca         Power supply for buck-boost         VBAT = 12V, connect full         6.6         V           Voc         Charge pump voltage         VBAT = 8.4V, VBUS=0V         7         V           Voc         Charge pump voltage         VBAT = 8.4V, VBUS=0V         7         V           Switching frequency         FSW_SET = 00         150         KH;           Faxy Bg         Switching frequency         FSW_SET = 01         3000         KH;           Battery full-charge voltage         1         Cell         4.2         V           Visit_reg         Goal         6*4.2         V         V           Visit_reg         Settery full-charge voltage for 3.5         V         4         4         4.5         4.6         V <t< td=""><td><math>v_{DD}</math>VDD regulation voltage<math>1 \sim 70 \text{mA}</math><math>4.9</math><math>5.1</math><math>5.33</math><math>lv_{DD\_LIM}</math>VDD regulator current limitVINALL = 12V, VDD = 4V4080120<math>V_{MCULDO}</math>LDO regulation voltageLDO set to <math>3.3V</math>, ILDO = <math>1 \sim 50 \text{mA}</math><math>3.23</math><math>3.30</math><math>3.33</math><math>V_{VP1P2}</math>1.2V power supply for BMC voltageVINALL = 12V, connect 1uF from VP1P2 pin to GND.<math>1.2</math><math>1.2</math><math>V_{VCC}</math>Power supply for buck-boost driversVBAT = 12V, connect 1uF from VCC pin to GND.<math>6.6</math>VcpCharge pump voltageVBAT = 8.4V, VBUS=0V7<math>V_{SEIIlators}</math>FSW_SET = 00150 FSW_SET = 01<math>300</math></td><td>mA           V           V           V           V           V</td></t<>	$v_{DD}$ VDD regulation voltage $1 \sim 70 \text{mA}$ $4.9$ $5.1$ $5.33$ $lv_{DD\_LIM}$ VDD regulator current limitVINALL = 12V, VDD = 4V4080120 $V_{MCULDO}$ LDO regulation voltageLDO set to $3.3V$ , ILDO = $1 \sim 50 \text{mA}$ $3.23$ $3.30$ $3.33$ $V_{VP1P2}$ 1.2V power supply for BMC voltageVINALL = 12V, connect 1uF from VP1P2 pin to GND. $1.2$ $1.2$ $V_{VCC}$ Power supply for buck-boost driversVBAT = 12V, connect 1uF from VCC pin to GND. $6.6$ VcpCharge pump voltageVBAT = 8.4V, VBUS=0V7 $V_{SEIIlators}$ FSW_SET = 00150 FSW_SET = 01 $300$	mA           V           V           V           V           V
Vacuado         LDO regulation voltage         LDO set to 3.3V, LLOC = 1-50m A         3.23         3.30         3.37         V           Vy-rr2         1.2V power supply for BMC voltage         VINALL = 12V, connect 1uF from VPLP2 pin to GND.         1.2         V           Vy-cc         Power supply for buck-boost drivers         VBAT = 12V, connect 1uF from VPLP2 pin to GND.         6.6         V           Vycc         Charge pump voltage         VBAT = 42V, VBUS=0V         7         V           Oscillators         FSW_SET = 00         150         KH;           Fox         Switching frequency         FSW_SET = 01         3000         KH;           Fax, rms         Ims CLK for CC scan and timer         1         KH;         KH;           Battery full-charge voltage         1         Cell         4:2         V           VBAT_dg         Battery full-charge voltage for 3:5V         3 cell         3:3:5         V           VBAT_dg         3 cell         3:3:5         V         V           Cell	$V_{MCULDO}$ LDO regulation voltageLDO set to $3.3V$ , ILDO = $1\sim50mA$ $3.23$ $3.30$ $3.31$ $V_{VP1P2}$ 1.2V power supply for BMC voltageVINALL = 12V, connect 1uF from VP1P2 pin to GND.1.2 $V_{VCC}$ Power supply for buck-boost driversVBAT = 12V, connect 1uF from VCC pin to GND.6.6VcpCharge pump voltageVBAT = 8.4V, VBUS=0V7OscillatorsFSW_SET = 00150FSW_SET = 01300	<ul> <li>V</li> <li>V</li> <li>V</li> </ul>
VALCUDD         LDD rigulation Voltage         1-50mA         3.3         3.	V_MCULDOLDO regulation voltage $1 \sim 50 \text{mA}$ $3.23$ $3.30$ $3.3.3$ $V_{VP1P2}$ $1.2V$ power supply for BMC voltageVINALL = 12V, connect 1uF from VP1P2 pin to GND. $1.2$ $V_{VCC}$ Power supply for buck-boost driversVBAT = 12V, connect 1uF from VCC pin to GND. $6.6$ VcpCharge pump voltageVBAT = 8.4V, VBUS=0V7Oscillators $F_{SW}$ Switching frequency $FSW\_SET = 00$ $150$ FSW\_SET = 01Switching frequency	V V
Vymp:         voltage         from VP1P2 pit to GND.         1.2         V           Vrcc         Power supply for buck-boost         VBAT = 8.4V, VBUS=0V         7         V           Oscillators         FSW         SWitching frequency         FSW_SET = 00         150         KH1           Fsw         Switching frequency         FSW_SET = 01         300         KH1           Fcux_tma         1ms CLK for CC scan and timer         1         KH2         V           Battery Charging         1         201         24.2         V           Vant_sty         CLK for digital core         8000         KH2         V           Battery full-charge voltage         1         201         24.2         V           Vant_sty         2 cell         224.2         V         V         3 cell         3*4.2         V           Vant_sty         3 cell         3*5.         V         V         5 cell         6*3.5         V           Vant_sty         2 cell         2*3.5         V         4 cell         4*3.5         V           Vant_sty         2 cell         3*3.5         V         4 cell         6*3.5         V           Vant_sty         8         8.1         8	$V_{VP1P2}$ voltagefrom VP1P2 pin to GND.1.2 $V_{VCC}$ Power supply for buck-boost driversVBAT = 12V, connect 1uF from VCC pin to GND.6.6VcpCharge pump voltageVBAT = 8.4V, VBUS=0V7OscillatorsFswSwitching frequencyFSW_SET = 00 FSW_SET = 01150 	V
Vucc         Power supply for buck-boost drivers         VBAT = 12V, connect 1uF from VCC pin to GND.         6.6         V           Vcp         Charge pump voltage         VBAT = 84V, VBUS=0V         7         V           Oscillators	$V_{vcc}$ Power supply for buck-boost driversVBAT = 12V, connect 1uF from VCC pin to GND.6.6VcpCharge pump voltageVBAT = 8.4V, VBUS=0V7Oscillators $F_{sw}$ Switching frequency $FSW\_SET = 00$ 150 FSW\_SET = 01Switching frequency	
Vcp         Charge pump voltage         VBAT = 8.4V, VBUS=0V         7         V           Oscillators         Fsw         Switching frequency         FSW_SET = 00         150         kHt           Fcux_tma         1ms CLK for CC scan and timer         1         kHt         kHt           Fcux_tma         1ms CLK for CC scan and timer         1         kHt           Fcux_tma         1ms CLK for CC scan and timer         1         kHt           Fcux_tma         CLK for digital core         8000         kHt           Battery Charging         1         cell         2*4.2         V           3 cell         3*4.2         V         V         4 cell         4*4.2         V           VBAT_smapped         Battery full-charge voltage for 3.5V         3 cell         3*3.5         V         4 cell         4*3.5         V           4 cell         6*3.5         V         2 cell         6*3.5         V         5 cell         6*3.5         V           VNAT_smapped         Recharge threshold         PREG_SET = 00         4.4         4.5         4.6         V           Venco         End of charge voltage threshold         PREG_SET = 10         10.7         10.8         10.9         V <tr< td=""><td>Vcp         Charge pump voltage         VBAT = 8.4V, VBUS=0V         7           Oscillators         FSW_SET = 00         150           Fsw         Switching frequency         FSW_SET = 01         300</td><td>V</td></tr<>	Vcp         Charge pump voltage         VBAT = 8.4V, VBUS=0V         7           Oscillators         FSW_SET = 00         150           Fsw         Switching frequency         FSW_SET = 01         300	V
	$F_{SW} \qquad Switching frequency \qquad \begin{array}{c} FSW\_SET = 00 & 150 \\ FSW\_SET = 01 & 300 \end{array}$	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Fsw         Switching frequency         FSW_SET = 01         300	
FGLK_time         Ims CLK for CC scan and timer         1         KH4           FGLK_time         CLK for digital core         8000         KH4           Battery Charging         1         2 cell         24.2         V           Battery Charging         2 cell         24.2         V           3 cell         3'4.2         V         V           Archip         Battery full-charge voltage         5 cell         5'4.2         V           VBAT_chip         6 cell         6'4.2         V         V           VBAT_chip         Battery full-charge voltage for 3.5V         3 cell         3'3.5         V           VBAT_chip         6 cell         6'4.2         V         V         6 cell         6'3.5         V           VBAT_chip         6 cell         6'3.5         V         V         6 cell         6'3.5         V           VINREG         VINREG voltage regulation         VREG_SET = 01         8         8.1         8.2         V           VEGC         End of charge voltage threshold         96.0         97.6%         98.8         %           VGHG_CVE         Battery outrage tor voltage loop         2.0         V         V         V           Issourcour		kHz kHz
Battery Charging         1 cell         4.2         V           VBAT_chg         Battery full-charge voltage         1 cell         2 cell         24.2         V           3 cell         3'4.2         V         4 cell         4'44.2         V           4 cell         4'44.2         V         5 cell         5'4.2         V           6 cell         6'4.2         V         6 cell         6'4.2         V           8         Battery full-charge voltage for 3.5V         2 cell         2'3.5         V           5 cell         5'3.5         V         3 cell         3'3.5         V           6 cell         6'3.5         V         6 cell         6'3.5         V           VINREG         VINREG voltage regulation         VREG_SET = 00         4.4         4.5         4.6         V           VREG_SET = 00         4.4         4.5         4.6         V         VREG_SET = 01         8.81         8.2         V           VINREG         VINREG voltage regulation         VREG_SET = 10         10.7         10.8         10.9         V           Vesc         End of charge voltage threshold         98.0         99.0         100         98.8         98.4         99.4 </td <td></td> <td>kHz</td>		kHz
VBAT_chg         Battery full-charge voltage         1 cell         4.2         V           2 cell         2*4.2         V           2 cell         3*4.2         V           4 cell         4*4.2         V           6 cell         6*4.2         V           6 cell         6*4.2         V           7         1 cell         3.5         V           6 cell         6*4.2         V           7         2 cell         2*3.5         V           2 cell         2*3.5         V           2 cell         3*3.5         V           4 cell         4*3.5         V           6 cell         6*3.5         V           VREG_SET = 00         4.4         4.5         4.6           VREG_SET = 10         10.7         10.8         10.9         V           VEGC         End of charge voltage threshold         96%0         97.6%         98.8         98.9         100           VREG_SET = 10         10.7         10.8         10.9         V         V         VREG_SET = 10         10.7         10.8         10.9         V           Vesc         End of charge voltage for voltage log         10.5	F <sub>CLK_Dig</sub> CLK for digital core 8000	kHz
VBAT_chg         Battery full-charge voltage         1 cell         4.2         V           2 cell         2*4.2         V           2 cell         3*4.2         V           6 cell         6*4.2         V           6 cell         6*4.2         V           9 cell         3*5.         V           1 cell         3.5         V           2 cell         2*3.5         V           2 cell         2*3.5         V           2 cell         3*3.5         V           2 cell         3*3.5         V           4 cell         4*3.5         V           2 cell         5*3.5         V           4 cell         6*3.5         V           VNRES         VINREG voltage regulation         VREG_SET = 01         8         8.1         8.2         V           VREG_SET = 10         10.7         10.8         10.9         V         VREG_SET = 10         10.7         10.8         10.9         V           Vesc         End of charge voltage threshold         96.0         97.6%         98.8         %         V         VREG_SET = 10         10.7         10.8         10.9         V         V         V	Battery Charging	
VBAT_chig         Battery full-charge voltage         2 cell         2*4.2         V           3 cell         3*4.2         V           3 cell         3*4.2         V           4 cell         4*4.2         V           5 cell         5*4.2         V           6 cell         6*4.2         V           6 cell         6*4.2         V           9 cell         3*3.5         V           2 cell         2*3.5         V           2 cell         3*3.5         V           2 cell         5*3.5         V           4 cell         4*3.5         V           5 cell         6*3.5         V           6 cell         6*3.5         V           VINREG         VINREG voltage regulation         VREG_SET = 01         8         8.1         8.2         V           VREG_SET = 10         10.7         10.8         10.9         V         V         VREG_SET = 01         8         8.1         8.2         V           Vecc         End of charge voltage threshold         96.0         97.6%         98.8         V         V         V         V         S         S         V         V         V		V
VBAT_chg         Battery full-charge voltage         3 cell         3*4.2         V           4 cell         4*4.2         V           4 cell         4*4.2         V           6 cell         6 *4.2         V           6 cell         6 *4.2         V           9 cell         2*3.5         V           2 cell         2*3.5         V           9 cell         6 *3.5         V           9 cell         6 *3.5         V           4 cell         4 *3.5         V           4 cell         6 *4.2         V           9 cell         6 *3.5         V           9 cell         6 *3.5         V           9 cell         6 *3.5         V           VINREG         VINREG voltage regulation         VREG_SET = 01         8 & 8.1 & 8.2           VREG_SET = 10         10.7         10.8         10.9         V           VECC         End of charge voltage threshold         98.0         97.6%         98.8           VCREG_SET = 10         10.7         10.8         18.1         V           VEREF         Reference voltage for voltage loop         2.0         V           VREF         Reference voltage for		V
$V_{BAT\_ohg} = Battery full-charge voltage  \begin{array}{c c c c c c } \hline 4 \ cell & 4^*4.2 & V \\ \hline 5 \ cell & 5^*4.2 & V \\ \hline 6 \ cell & 6^*4.2 & V \\ \hline 6 \ cell & 6^*4.2 & V \\ \hline 1 \ cell & 3.5 & V \\ \hline 2 \ cell & 2^*3.5 & V \\ \hline 2 \ cell & 4^*3.5 & V \\ \hline 2 \ cell & 4^*3.5 & V \\ \hline 3 \ cell & 4^*3.5 & V \\ \hline 3 \ cell & 4^*3.5 & V \\ \hline 5 \ cell & 6^*3.5 & V \\ \hline 6 \ cell & 6^*3.5 & V \\ \hline 6 \ cell & 6^*3.5 & V \\ \hline 6 \ cell & 6^*3.5 & V \\ \hline 7 \ cell & 6^*3.5 & V \\ \hline 7 \ ReG \ SET = 00 & 4.4 & 4.5 & 4.6 & V \\ \hline V REG \ SET = 01 & 8 & 8.1 & 8.2 & V \\ \hline V REG \ SET = 10 & 10.7 & 10.8 & 10.9 & V \\ \hline V REG \ SET = 10 & 10.7 & 10.8 & 10.9 & V \\ \hline V REG \ SET = 11 & 17.9 & 18 & 18.1 & V \\ \hline V REG \ Recharge threshold & 96.0 & 97.6\% & 98.8 \\ \hline V CHE_O & Battery over charge voltage loop & 2.0 & V \\ \hline V REF \ Reference voltage for voltage loop & 2.0 & V \\ \hline V REF \ Reference voltage for voltage loop & 2.0 & V \\ \hline V REF \ Reference voltage for voltage loop & 2.0 & V \\ \hline V REF \ Reference voltage for voltage loop & 2.0 & V \\ \hline V REF \ COMP \ Sink current & V FB=VREF+100mV & 15 & uA \\ \hline I sourceone & COMP sink current & VFB=VREF+100mV & 15 & uA \\ \hline I sourceone & COMP source current loop & 2.0 & V \\ \hline V _{ReL B} \ Bias current into FB2 pin & 50 & nA \\ \hline P Or detection \\ \hline V _{A,DET} \ Plug-in detection threshold for port \\ C _{Loed} \ Small current detection threshold for port \\ C _{Loed} \ Small current detection threshold for port \\ C _{CMP} \ V _{A,DET} \ Plug-in detection threshold for port \\ C _{CMP} \ C _{CMP} \ D isoharging port \\ \hline V _{A,DET} \ Plug-in detection threshold for port \\ C _{Loed} \ Small current detection threshold for port \\ C _{CMP} \ D isoharging port \\ \hline V _{A,DET} \ Plug-in detection threshold for port \\ C _{CM} \ Small current for CC1 in 3A mode \\ \hline V _{BAT} = 8.4V, \ GOACTIVE \\ = high, \ ENDCDC-high \ D I \\ \hline D _{LOC} \ D \\ \hline D \\ \hline D _{LOC} \ D \\ \hline D$		V
$ \begin{array}{ c c c c c c } \hline S \ cell & 5'4.2 & V \\ \hline S \ cell & 6'4.2 & V \\ \hline S \ cell & 3'5.5 & V \\ \hline 2 \ cell & 2''3.5 & V \\ \hline 2 \ cell & 3''3.5 & V \\ \hline 2 \ cell & 3''3.5 & V \\ \hline 2 \ cell & 3''3.5 & V \\ \hline 2 \ cell & 3''3.5 & V \\ \hline 4 \ cell & 4''3.5 & V \\ \hline 4 \ cell & 4''3.5 & V \\ \hline 6 \ cell & 6''3.5 & V \\ \hline 6 \ cell & 6''3.5 & V \\ \hline 6 \ cell & 6''3.5 & V \\ \hline 6 \ cell & 6''3.5 & V \\ \hline 6 \ cell & 6''3.5 & V \\ \hline 6 \ cell & 6''3.5 & V \\ \hline 6 \ cell & 6''3.5 & V \\ \hline 7 \ Ref \ cell & 6''3.5 & V \\ \hline 7 \ Ref \ cell & 6''3.5 & V \\ \hline 7 \ Ref \ cell & 6''3.5 & V \\ \hline 7 \ Ref \ cell & 6''3.5 & V \\ \hline 7 \ Ref \ cell & 6''3.5 & V \\ \hline 7 \ Ref \ cell & 6''3.5 & V \\ \hline 7 \ Ref \ cell & 6''3.5 & V \\ \hline 7 \ Ref \ cell & 6''3.5 & V \\ \hline 7 \ Ref \ cell & 6''3.5 & V \\ \hline 7 \ Ref \ cell & 6''3.5 & V \\ \hline 7 \ Ref \ cell & 6''3.5 & V \\ \hline 7 \ Ref \ cell & 6''3.5 & V \\ \hline 7 \ Ref \ cell & 6''3.5 & V \\ \hline 7 \ Ref \ cell & 6''3.5 & V \\ \hline 7 \ Ref \ cell & 6''3.5 & V \\ \hline 7 \ Ref \ cell & 6''3.5 & V \\ \hline 7 \ Ref \ cell & 6''3.5 & V \\ \hline 7 \ Ref \ cell & 6''4.2 & V \\ \hline 7 \ Ref \ cell & 6''3.5 & V \\ \hline 7 \ 1 \ 1 \ 5' & V \\ \hline 7 \ 1 \ 1 \ 5' & V \\ \hline 7 \ 1 \ 1 \ 5' & V \\ \hline 7 \ 1 \ 1 \ 5' & V \\ \hline 7 \ 1 \ 1 \ 1 \ 5' & V \\ \hline 7 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \$	Vert de la Batteriv tull-charde voltade	V
Battery full-charge voltage for 3.5V         6 cell         6*4.2         V           VBAT_chg3p5         Battery full-charge voltage for 3.5V         1 cell         3.5         V           2 cell         2*3.5         V         2 cell         3*3.5         V           2 cell         3*3.5         V         3 cell         3*3.5         V           4 cell         4*3.5         V         5 cell         6*3.5         V           VINREG         VINREG voltage regulation         VREG_SET = 00         4.4         4.5         4.6         V           VECC         End of charge voltage threshold         VREG_SET = 10         10.7         10.8         10.9         V           VREC         End of charge voltage threshold         96.0         97.6%         98.8         %         %         %         %         V           Vecc         End of charge voltage for voltage loop         2.0         V         V         VREF         Reference voltage for voltage loop         2.0         V           Vereer         Reference voltage for voltage loop         2.0         V         V         V         V         Image: Size Size Size Size Size Size Size Size		V
$ V_{BAT_ohg3p5} \begin{tabular}{ c c c c c c c } & 1 cell & 3.5 & V \\ \hline 2 cell & 2^*3.5 & V \\ \hline 3 cell & 3^*3.5 & V \\ \hline 3 cell & 3^*3.5 & V \\ \hline 3 cell & 3^*3.5 & V \\ \hline 3 cell & 4^*3.5 & V \\ \hline 5 cell & 5^*3.5 & V \\ \hline 5 cell & 5^*3.5 & V \\ \hline 6 cell & 6^*3.5 & V \\ \hline 5 cell & 5^*3.5 & V \\ \hline 6 cell & 6^*3.5 & V \\ \hline VREG_SET = 00 & 4.4 & 4.5 & 4.6 & V \\ \hline VREG_SET = 10 & 10.7 & 10.8 & 10.9 & V \\ \hline VREG_SET = 10 & 10.7 & 10.8 & 10.9 & V \\ \hline VREG_SET = 10 & 10.7 & 10.8 & 10.9 & V \\ \hline VREG_SET = 10 & 10.7 & 10.8 & 10.9 & V \\ \hline VREG_SET = 10 & 10.7 & 10.8 & 10.9 & V \\ \hline VREG_SET = 10 & 10.7 & 10.8 & 10.9 & V \\ \hline VREG_SET = 10 & 10.7 & 10.8 & 10.9 & V \\ \hline VREG_SET = 10 & 10.7 & 10.8 & 10.9 & V \\ \hline VREG_SET = 10 & 10.7 & 10.8 & 10.9 & V \\ \hline VREG_SET = 10 & 10.7 & 10.8 & 10.9 & V \\ \hline VREG_SET = 10 & 10.7 & 10.8 & 10.9 & V \\ \hline VREG_SET = 10 & 10.7 & 10.8 & 10.9 & V \\ \hline VREG_SET = 10 & 10.7 & 10.8 & 10.9 & V \\ \hline VREG_SET = 10 & 10.7 & 10.8 & 10.9 & V \\ \hline VREF_R Reference voltage threshold & 98.6 & 99.6 & 97.6\% & 98.8 \\ \hline VCREF_R Reference voltage for voltage loop & 2.0 & V \\ \hline VREF_R Reference voltage for outrent loop & 2.0 & V \\ \hline VREF_R Reference voltage for current loop & 2.0 & V \\ \hline VREF_R Reference voltage for current loop & 2.0 & V \\ \hline Isour_COMP & COMP source current & VFB=VREF+100mV & 15 & uA \\ \hline Isour_COMP & COMP source current & VFB=VREF-100mV & 20 & uA \\ \hline Isour_COMP & Plug-in detection threshold for port \\ C used as charging port & 4.3 & 4.4 & 4.5 & V \\ \hline V_{A_DET} & Plug-in detection threshold for port \\ A used as discharging port & 1.9 & 2 & 2.1 & V \\ \hline A_{LOM} & Small current detection threshold for port \\ LooM & Small current detection threshold for port \\ A cued as discharging port & 1.9 & 2 & 2.1 & V \\ \hline PD protocol & I \\ \hline Ieu_{CC11} & Pull up current for CC1 in 3A mode & I \\ \hline Ieu_{CC11} & Pull up current for CC1 in 1.5A & I \\ \hline Ieu_{CC11} & Pull up current for CC1 in 1.5A & I \\ \hline Ieu_{CC11} & Pull up current for CC1 in 1.5A & I \\ \hline Ieu_{CC11} & VA_{CC1} & VA_{CC1} & VA_{CC1} & VA_{CC1} & VA_{CC1} & VA_{$		V
$ V_{BAT\_chg3p5} \begin{tabular}{ c c c c c c c } \hline 2 & cell & 2^*3.5 & V \\ \hline 3 & cell & 3^*3.5 & V \\ \hline 4 & cell & 4^*3.5 & V \\ \hline 4 & cell & 4^*3.5 & V \\ \hline 5 & cell & 5^*3.5 & V \\ \hline 6 & cell & 6^*3.5 & V \\ \hline 6 & cell & 6^*3.5 & V \\ \hline 6 & cell & 6^*3.5 & V \\ \hline 6 & cell & 6^*3.5 & V \\ \hline VREG\_SET = 00 & 4.4 & 4.5 & 4.6 & V \\ \hline VREG\_SET = 00 & 10.7 & 10.8 & 10.9 & V \\ \hline VREG\_SET = 10 & 10.7 & 10.8 & 10.9 & V \\ \hline VREG\_SET = 10 & 10.7 & 10.8 & 10.9 & V \\ \hline VREG\_SET = 11 & 17.9 & 18 & 18.1 & V \\ \hline VREG\_SET = 11 & 17.9 & 18 & 18.1 & V \\ \hline VREG\_SET = 0 & 98\% & 99\% & \frac{100}{\%} \\ \hline V_{RECHG} & Recharge threshold & 96.0 & 97.6\% & 98.8 \\ \hline V_{REFG} & Reference voltage for voltage loop & 105\% \\ \hline UVREF & Reference voltage for current loop & 2.0 & V \\ \hline V_{REF} & Reference voltage for current loop & 2.0 & V \\ \hline V_{REF} & Reference voltage for current loop & 2.0 & V \\ \hline V_{REF} & Reference voltage for current loop & 2.0 & V \\ \hline V_{REF} & Reference voltage for current loop & 2.0 & V \\ \hline V_{REF} & Reference voltage for current loop & 2.0 & V \\ \hline V_{REF} & Reference voltage for current loop & 2.0 & V \\ \hline V_{REF} & Reference voltage for current loop & 2.0 & V \\ \hline V_{REF} & Reference voltage for current loop & 5.0 & nA \\ \hline POr detecton & 5.0 & nA \\ \hline POr detecton & 5.0 & nA \\ \hline POr detecton \\ \hline V_{C\_RDY} & Plug-in detection threshold for port \\ A used as charging port & 1.9 & 2 & 2.1 & V \\ \hline L_{CM} & Small current detection threshold for port \\ A used as charging port & 1.9 & 2 & 2.1 & V \\ \hline PD protoco & & & & & & & & & & & & & & & & & & $		V
VBAT_chg3p5Battery full-charge voltage for 3.5V battery cell $3 \text{ cell}$ $3^*3.5$ V 4 cell $4^*3.5$ V 5 cellVINREGVINREG voltage regulation $5^*3.5$ V 		
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		
$6 \text{ cell}$ $6^*3.5$ V $V_{\text{INREG}}$ VINREG voltage regulation $V\text{REG}_{\text{SET}} = 0.0$ $4.4$ $4.5$ $4.6$ V $V\text{REG}_{\text{SET}} = 0.1$ $8$ $8.1$ $8.2$ VV $V\text{REG}_{\text{SET}} = 10$ $10.7$ $10.8$ $10.9$ V $V\text{REC}_{\text{SEC}}$ End of charge voltage threshold $98\%$ $99\%$ $100$ $V_{\text{RECHG}}$ Recharge threshold $96.0$ $97.6\%$ $98.8$ $V\text{CHG}_{\text{OV}}$ Battery over charge voltage $105\%$ Discharging mode $V_{\text{REC}}$ Reference voltage for voltage loop $2.0$ V $V_{\text{REF}}$ Reference voltage for current loop $2.0$ V $V_{\text{REF}}$ Reference voltage for current loop $2.0$ V $I_{\text{SINK}_{\text{COMP}}$ COMP source current $V\text{FB}=\text{VREF}+100\text{mV}$ $15$ $uA$ $I_{\text{SINK}_{\text{COMP}}$ COMP source current $V\text{FB}=\text{VREF}-100\text{mV}$ $20$ $uA$ $I_{\text{FB2}_{\text{BIAS}}}$ Bias current into FB2 pin $50$ $nA$ $Port detection$ $V_{\text{C}_{\text{ROY}}$ $4.3$ $4.4$ $4.5$ $V$ $V_{\text{C}_{\text{ROY}}}$ Plug-in detection threshold for port $C used as charging port$ $4.3$ $4.4$ $4.5$ $V$ $V_{\text{Ref}_{\text{Dg}}$ Band gap voltageVBAT = $8.4V$ , GOACTIVE $= high, ENDCDC=high$ $1.192$ $V$ $PD protocol$ $I_{\text{COIA}}$ Pull up current for CC1 in 3A mode $330$ $uA$ $I_{\text{PU}_{\text{CCIA}}$ Pull up current for CC1 in 3A mode $180$ $uA$		
VINREG         VINREG voltage regulation         VREG_SET = 00         4.4         4.5         4.6         V           VERG_SET = 01         8         8.1         8.2         V           VREG_SET = 10         10.7         10.8         10.9         V           VEoc         End of charge voltage threshold         98%         99%         100           VRECHG         Recharge threshold         98.0         97.6%         98.8           VCHG_OV         Battery over charge voltage         105%         Discharging mode           VREF         Reference voltage for voltage loop         2.0         V           VREF         Reference voltage for current loop         2.0         V           VREF         Reference voltage for current loop         2.0         V           VREF         Reference voltage for current loop         2.0         V           Isour_comP         COMP source current         VFB=VREF+100mV         15         UA           Isour_comP         COMP source current         VFB=VREF-100mV         20         UA           Irse_BIAS         Bias current into FB2 pin         50         nA           VROM         Plug-in detection threshold for port         4.3         4.4         4.5		
$V_{\text{INREG}}$ $V_{\text{Inder}}$ $V_{\text{Coc}}$ $V_{\text{Inder}}$ $V_{\text{end}}$ $V_{\text{echag}}$ $V_{\text{rechag}}$ $V_{\text$		
VINREGVINREG voltage regulationVREG_SET = 1010.710.810.9VVEocEnd of charge voltage threshold98%99%100%VRECHGRecharge threshold96.097.6%98.8%VCHG_OVBattery over charge voltage105%%%Discharging mode105%05%%%VVREFReference voltage for voltage loop2.0VVVREFReference voltage for current loop2.0VIsiNK_COMPCOMP sink currentVFB=VREF+100mV15uAIsour_comPCOMP source currentVFB=VREF-100mV20uAIsour_comPCOMP source currentVFB=VREF-100mV20uAVc_RDYPlug-in detection threshold for port C used as charging port4.34.44.5VVA_DETPlug-in detection threshold for port A used as discharging port105080mNVRef_bgBand gap voltageVBAT = 8.4V, GOACTIVE = high, ENDCDC=high1.192VVPD protocolIsour_consAPull up current for CC1 in 1.5A mode180uA		
VREG_SET = 1010.710.810.9VVEG_SET = 1117.91818.1VVEocEnd of charge voltage threshold98%99% $\frac{100}{\%}$ VRECHGRecharge threshold96.097.6%98.8VCHG_OVBattery over charge voltage105%Discharging modeVCHG_OVBattery over charge voltage for voltage loop2.0VVREFReference voltage for voltage loop2.0VVIREFReference voltage for current loop2.0VIsour_COMPCOMP sink currentVFB=VREF+100mV15uAIsour_COMPCOMP source currentVFB=VREF-100mV20uAIsour_COMPCOMP source currentVFB=VREF-100mV15uAIsour_COMPCOMP source currentVFB=VREF-100mV20uAIsour_COMPCOMP source currentVFB=VREF-100mV15uAIsour_COMPCOMP source currentVFB=VREF-100mV20uAIsour_COMPComponet1.922.1VVa		V
VEOCEnd of charge voltage threshold98%99%100 %VRECHGRecharge threshold96.097.6%98.8 %VCHG_OVBattery over charge voltage105%105%Discharging modeVVREFReference voltage for voltage loop2.0VVIREFReference voltage for current loop2.0VISINK_COMPCOMP sink currentVFB=VREF+100mV15uAIsour_COMPCOMP source currentVFB=VREF-100mV20uAIFB2_BIASBias current into FB2 pin50nAPort detectionV1.922.1VVRDYPlug-in detection threshold for port A used as charging port1.922.1VVa_DETPlug-in detection threshold for port A used as discharging portFalling edge105080mNVRef_bgBand gap voltageVBAT = 8.4V, GOACTIVE = high, ENDCDC=high1.192VVPD protocolIsource CC1 in 3A mode330uAIPU_CC13APull up current for CC1 in 1.5A mode180uA	VINCES VOILage regulation VREG_SET = 10 10.7 10.8 10.5	V
VeocEnd of charge voltage threshold98%99% $\frac{9}{60}$ V_{RECHG}Recharge threshold96.0 $97.6\%$ $98.8$ $\frac{96.0}{\%}$ $10.5\%$ $V$ <t< td=""><td>VREG_SET = 11 17.9 18 18.1</td><td>V</td></t<>	VREG_SET = 11 17.9 18 18.1	V
VRECHGRecharge threshold%%VCHG_OVBattery over charge voltage105%Discharging modeVVREFReference voltage for voltage loop2.0V/REFReference voltage for current loop2.0VIREFReference voltage for current loop2.0IsinK_COMPCOMP sink currentVFB=VREF+100mVIsour_comPCOMP source currentVFB=VREF-100mVIrez_BIASBias current into FB2 pin50Port detectionVC_ROYPlug-in detection threshold for port C used as charging portVA_DETPlug-in detection threshold for port A used as discharging port4.3VA_DETPlug-in detection threshold for port A used as discharging port10VRef_bgBand gap voltageVBAT = 8.4V, GOACTIVE = high, ENDCDC=high1.192VRef_bgPull up current for CC1 in 3A mode330uAIPU_CC11p5APull up current for CC1 in 1.5A mode180uA		'
VCHG_OVBattery over charge voltage105%Discharging modeVVREFReference voltage for voltage loop2.0VVIREFReference voltage for current loop2.0VIsink_COMPCOMP sink currentVFB=VREF+100mV15uAIsouR_cOMPCOMP source currentVFB=VREF-100mV20uAIsouR_cOMPCOMP source currentVFB=VREF-100mV20uAIFB2_BIASBias current into FB2 pin50nAPort detectionVC_RDYPlug-in detection threshold for port C used as charging port4.34.44.5VVA_DETPlug-in detection threshold for port A used as discharging portFalling edge105080mNVRef_bgBand gap voltageVBAT = 8.4V, GOACTIVE = high, ENDCDC=high1.192VVPD protocoIPU_CC11p5APull up current for CC1 in 3A mode330uAIPU_CC11p5APull up current for CC1 in 1.5A mode180uA	V	
Discharging mode       V         VVREF       Reference voltage for voltage loop       2.0       V         VIREF       Reference voltage for current loop       2.0       V         ISINK_COMP       COMP sink current       VFB=VREF+100mV       15       uA         ISOUR_COMP       COMP source current       VFB=VREF-100mV       20       uA         Isour_COMP       COMP source current       VFB=VREF-100mV       20       uA         IFB2_BIAS       Bias current into FB2 pin       50       nA         Port detection       Vc_RDY       Plug-in detection threshold for port C used as charging port       4.3       4.4       4.5       V         VA_DET       Plug-in detection threshold for port A used as discharging port       1.9       2       2.1       V         Icom       Small current detection threshold for port I Bus       Falling edge       10       50       80       mN         VRef_bg       Band gap voltage       VBAT = 8.4V, GOACTIVE = high, ENDCDC=high       1.192       V         PD protoco       IPU_CC11p5A       Pull up current for CC1 in 3A mode       330       uA         IPU_CC11p5A       Pull up current for CC1 in 1.5A mode       180       uA		
$V_{REF}$ Reference voltage for voltage loop2.0V $V_{IREF}$ Reference voltage for current loop2.0V $I_{SINK\_COMP}$ COMP sink currentVFB=VREF+100mV15uA $I_{SOUR\_COMP}$ COMP source currentVFB=VREF-100mV20uA $I_{SOUR\_COMP}$ COMP source currentVFB=VREF-100mV20uA $I_{FB2\_BIAS}$ Bias current into FB2 pin50nAPort detectionVC_RDYPlug-in detection threshold for port C used as charging port4.34.44.5V $V_{C\_RDY}$ Plug-in detection threshold for port A used as discharging port1.922.1V $V_{A\_DET}$ Plug-in detection threshold for port A used as discharging port105080mN $V_{Ref\_bg}$ Band gap voltageVBAT = 8.4V, GOACTIVE = high, ENDCDC=high1.192VVPD protocolIPU_CC13APull up current for CC1 in 3A mode330uA $I_{PU\_CC11p5A}$ Pull up current for CC1 in 1.5A mode180uA		!
VIREFReference voltage for current loop2.0VISINK_COMPCOMP sink currentVFB=VREF+100mV15uAISINK_COMPCOMP source currentVFB=VREF-100mV20uAIsour_comPCOMP source currentVFB=VREF-100mV20uAIFB2_BIASBias current into FB2 pin50nAPort detectionVC_RDYPlug-in detection threshold for port C used as charging port4.34.44.5VVRDETPlug-in detection threshold for port A used as discharging port1.922.1VIcomSmall current detection threshold for I_BUSFalling edge105080mNV_Ref_bgBand gap voltageVBAT = 8.4V, GOACTIVE = high, ENDCDC=high1.192VVPD protocolIPU_CC11p5APull up current for CC1 in 1.5A mode180uA		V
ISINK_COMP       COMP sink current       VFB=VREF+100mV       15       UA         ISOUR_COMP       COMP source current       VFB=VREF-100mV       20       UA         IFB2_BIAS       Bias current into FB2 pin       50       nA         Port detection       VC_RDY       Plug-in detection threshold for port C used as charging port       4.3       4.4       4.5       V         VRDET       Plug-in detection threshold for port A used as discharging port       1.9       2       2.1       V         Icom       Small current detection threshold for port Bus       Falling edge       10       50       80       mN         VDET       Plug-in detection threshold for port A used as discharging port       VBAT = 8.4V, GOACTIVE I 1.92       V       V         V_Ref_bg       Band gap voltage       VBAT = 8.4V, GOACTIVE = high, ENDCDC=high       1.192       V       V         PD protocol       IPU_CC13A       Pull up current for CC1 in 3A mode       330       uA         IPU_CC11p5A       Pull up current for CC1 in 1.5A mode       180       uA		
ISOUR_COMPCOMP Source currentVPB-VREP-100HVImage: Comp source currentIFB2_BIASBias current into FB2 pin50nAPort detectionPlug-in detection threshold for port C used as charging port4.34.44.5V $V_{a_{a}DET}$ Plug-in detection threshold for port A used as discharging port1.922.1VIcomSmall current detection threshold for I_{BUS}Falling edge105080mNVRef_bgBand gap voltageVBAT = 8.4V, GOACTIVE = high, ENDCDC=high1.192VPD protocolIPU_CC11aA modePull up current for CC1 in 3A mode330uAIPU_CC11p5APull up current for CC1 in 1.5A mode180uA	15	uA
Port detection $V_{C_RDY}$ Plug-in detection threshold for port C used as charging port4.34.44.5V $V_{A_DET}$ Plug-in detection threshold for port A used as discharging port1.922.1V $I_{COM}$ Small current detection threshold for I_{BUS}Falling edge105080mN $V_{Ref_bg}$ Band gap voltageVBAT = 8.4V, GOACTIVE = high, ENDCDC=high1.192VPD protocol $I_{PU_CC11aA}$ Pull up current for CC1 in 3A mode330uA $I_{PU_CC11p5A}$ Pull up current for CC1 in 1.5A mode180uA	I <sub>SOUR_COMP</sub> COMP source current VFB=VREF-100mV 20	uA
$V_{C_RDY}$ Plug-in detection threshold for port C used as charging port4.34.44.5V $V_{A_DET}$ Plug-in detection threshold for port A used as discharging port1.922.1VIcomSmall current detection threshold for I_BUSFalling edge105080mV $V_{Ref_bg}$ Band gap voltageVBAT = 8.4V, GOACTIVE = high, ENDCDC=high1.192VPD protocolIPU_CC13APull up current for CC1 in 3A mode330uAIPU_CC11p5APull up current for CC1 in 1.5A mode180uA		nA
VC_RDY       C used as charging port       Image: Constraint of the state		
A used as discharging port       Image: Constraint of the state of th		V
ICOMSmall current detection threshold for I_BUSFalling edge105080mVVRef_bgBand gap voltageVBAT = 8.4V, GOACTIVE = high, ENDCDC=high1.192VPD protocolIPU_CC13APull up current for CC1 in 3A mode330uAIPU_CC11p5APull up current for CC1 in 1.5A mode180uA		V
$V_{Ref_{bg}}$ Band gap voltageVBAT = 8.4V, GOACTIVE = high, ENDCDC=high1.192V <b>PD protocol</b> IPU_CC13APull up current for CC1 in 3A mode330uAIPU_CC11p5APull up current for CC1 in 1.5A mode180uA	V <sub>A_DET</sub> Plug-in detection threshold for port 1.9 2 2.1	mV
PD protocol         IPU_CC13A       Pull up current for CC1 in 3A mode         IPU_CC11p5A       Pull up current for CC1 in 1.5A mode         IPU_CC11p5A       180	V <sub>A_DET</sub> Plug-in detection threshold for port A used as discharging port         1.9         2         2.1           Image: Small current detection threshold         Falling edge         10         50         80	
IPU_CC13APull up current for CC1 in 3A mode330uAIPU_CC11p5APull up current for CC1 in 1.5A mode180uA	VA_DET       Plug-in detection threshold for port       1.9       2       2.1         A used as discharging port       Image: Small current detection threshold for laus       Falling edge       10       50       80         ICOM       Band gap voltage       VBAT = 8.4V, GOACTIVE       1.92	V
IPU_CC11p5A         Pull up current for CC1 in 1.5A mode         180         uA	VA_DETPlug-in detection threshold for port A used as discharging port1.922.1ICOMSmall current detection threshold for I_BUSFalling edge105080V_{Ref_bg}Band gap voltageVBAT = 8.4V, GOACTIVE = high, ENDCDC=high1.192	_
	VA_DET       Plug-in detection threshold for port A used as discharging port       1.9       2       2.1         ICOM       Small current detection threshold for I_BUS       Falling edge       10       50       80         V_Ref_bg       Band gap voltage       VBAT = 8.4V, GOACTIVE = high, ENDCDC=high       1.192	V
IPU_CC1USB Pull up current for CC1 in default 80 uA	VA_DET       Plug-in detection threshold for port A used as discharging port       1.9       2       2.1         ICOM       Small current detection threshold for I_BUS       Falling edge       10       50       80         V_Ref_bg       Band gap voltage       VBAT = 8.4V, GOACTIVE = high, ENDCDC=high       1.192       1.192         PD protocol       IPU_CC13A       Pull up current for CC1 in 3A mode       330       180	_




PL94056

	USB mode				
I <sub>PU_CC23A</sub>	Pull up current for CC2 in 3A mode		330		uA
IPU_CC21p5A	Pull up current for CC2 in 1.5A mode		180		uA
I <sub>PU_CC2USB</sub>	Pull up current for CC2 in default USB mode		80		uA
R <sub>d_cc1</sub>	R <sub>d</sub> pull down resistor on CC1		5.6		kΩ
$R_{d\_cc2}$	R <sub>d</sub> pull down resistor on CC2		5.6		kΩ
Cut-off swi	tch control				
ITURNONC	C port cut-off switch turn on current		1		uA
I <sub>TURNONA</sub>	A port cut-off switch turn on current		1		uA
l <sup>2</sup> C					
VIL	SCL, SDA input low voltage			0.4	V
VIH	SCL, SDA input high voltage		1.2		V
THERMAL	SHUTDOWN				
т		Rising	165		°C
T <sub>SD</sub>	Thermal shutdown temperature	Hysteresis	15		°C

Note:


1) Guaranteed by design








PL94056






PL94056









# 9 Detailed Description

## 9.1 Overview

PL94056 is a high efficiency, synchronous bi-directional buck-boost charger with integrated fast charge protocols. It is a comprehensive and flexible buck-boost charger platform designed for most of fast charging application with type-C port and PD protocol. It can be programmed to buck charging, boost charging or buck-boost charging. PL94056 provides I<sup>2</sup>C interface to communicate with MCU, provides high voltage sensing for battery and BUS terminals, accurate rail-rail current sensing for battery current, BUS current and USB ports current. It also provides high voltage blocking for CC1, CC2, DP, DM communication signals for all of the USB ports. PL94056 can work with a general MCU to provide a complete, powerful and flexible buck-boost charging system for all kinds of fast charge application such as power bank, battery packs, or portable energy cubic etc.

# 9.2 Charging Mode

Two registers are used for charge setting: CHG\_CTR1 (0X04H) and CHG\_CTR2 (0X05H). In order to charge a battery, the following setting are needed to be set up correctly:

- 1. Use BAT\_CELL<2:0> to set up the number of cells in series for battery pack
- 2. It is optional to use register 0X2EH register to adjust the full battery voltage
- 3. Set register 0X1BH for a correct adaptive charging VREG point
- 4. Set bits 0X20H<7:6> to 11 to set IBUS sense gain to 200
- 5. Set bit 0X2DH<4> high to enable BUS constant current (CC) loop
- 6. Set correct value for 0X08H register to set up a needed charge current value. When battery voltage is low, set a small value for 0X08H register for trickle charge stage.
- 7. Set correct value in 0X1CH to turn on the cut-off switch for the corresponding charge port
- 8. Make sure that the value of battery type bit BATTYPE 0X04H<7> is correct
- 9. Make sure that OTG bit is 0 for battery charging

After all of the registers are set up correctly, set EN\_DCDC bit high to turn on DC-DC and start up to charge battery. During charging, MCU can keep monitoring the status of the whole system by checking status registers and VMON signal.

The default value of FDCM bit is high, which will force DC-DC to work in forced DCM mode. It is a good choice to start up the system for battery charging in forced DCM mode and set IBUS current limit to a low value. Once the battery voltage ramps above the trickle charge threshold, slowly ramp up IBUS current limit to a higher value (a good choice for IBUS current is 0.5A), then set FDCM bit low to allow the system to work in CCM mode. Sometimes, it may be helpful to make the system transit smoothly from DCM mode to CCM mode by setting VDCMSET<1:0> to 00 to lower down DCM-CCM transition point.

When the battery voltage is very close to full-charge voltage point, it will be better to lower down IREF value slowly by setting 0X08H at lower value. When the inductor current is lower down to be close to be around 0.3A, it is better to set FDCM bit high to force the system working in DCM mode again. When the cell voltage reaches the VBAT target, it enters into Constant Voltage charge phase, and charges the cells with gradually decreased current. Once termination voltage and termination current conditions are satisfied, the IC enters into End of Charge phase if ENEOC bit is high. In this phase the IC will terminate the charging.

User can set ENEOC bit to 0, system will not turn off DC-DC and charge the battery to the setting point. MCU can check battery voltage to determine when to terminate the charge. This mode is especially suitable for small current battery charging such as TWS.

After the battery is fully charged, it is better to disable DC-DC by setting ENDCDC bit low. Sometimes, it may be helpful to set 0X2EH<7> high to force the system go into standby mode to lower down quiescent current to be around 60uA.

If the IC terminates charging after EOC, the battery voltage may drop due to leakage or operation current from battery cells. Once the VBAT voltage drops below VRECH threshold, the IC enters into CC charge phase to recharge the battery. User can also use MCU to monitor battery voltage. Once the battery voltage reaches recharge threshold, MCU can enable the charge again.

During charging, if the IBUS charging current is higher than adapter's current capability, the adapter will be overloaded and VBUS voltage will be pulled lower. PL94056 supports dynamic power management; the allowed minimum VBUS operation voltage for charging is set by VINREG\_SET [2:0]. Once VBUS voltage drops to  $V_{INREG}$  threshold, the IC reduces the charging current automatically and regulates the VBUS at  $V_{INREG}$  threshold. If the VBUS voltage drops below VINREG threshold, the IC reduces the charging current to 0.

# 9.3 Discharging Mode

When OTG bit is set to1, the IC is set to discharging mode. If FB\_SEL is set to 0, internal feedback resistors are used, and the VBUS output is set by 0X06H and 0X07H registers. The default VBUS output voltage is 5V, and can be adjusted from 0V to 20V with 0.5mV per step as below:



#### VBUS (V) =2.15mV×(VBUS\_SET[11]×2<sup>11</sup> + VBUS\_SET[10]×2<sup>10</sup>+.....VBUS\_SET[0]×2<sup>0</sup>)

User shall write LDVREF bit to 1 to load the VBUS setting, otherwise the change will not take effect. If constant current loop is needed, user need to set bit 0X2DH<4> high to enable BUS constant current (CC) loop.

#### 9.2.1 PFM Operation

To reduce the switching loss, the IC features Pulse-Frequency Modulation (PFM) operation under light load condition for discharging mode. The IC decreases the frequency automatically to reduce the switching loss so the efficiency can be improved under light load condition. User can also set 0X00H<3> to 1 to force the system to working in CCM mode. FDCM bit has higher priority than MODE bit, which means that system will work in DCM mode even if MODE is high with FDCM = 1.

#### 9.2.2 Current Limit in Discharging Mode

When OTG is set to 1, the IC monitors the discharging current through the voltage drop from CSNBUS pin to CSPBUS pin (opposite direction of charging mode). User need to set bit 0X2DH<4> high to enable BUS constant current (CC) loop.

#### 9.3 Port control

PL94056 integrates the port detection and control circuit for C and A port.

For A port, it can only work as discharging port, and only current from VBUS to VA is allowed. It supports phone insert detection function.

For C port, it is normally used for DRP TYPE-C port depending CCMOD<1:0> bits setting in 0X28H register.

#### 9.4 Power Path Management

The IC provides two NMOS gate drivers for A/C ports respectively.

The NGATE driver must be combined with corresponding port, that is, VAG can only be used for VA and VCG only for VC.

Either a single NMOS or back-to-back NMOS can be used for each port as shown in typical application circuit. The VGS rating of the NMOS must be considered for the safe operation.

The NGATE driver is controlled by register 0X1CH.

For each port, a full protection system is designed such as over voltage, over current and short-circuits protection.

#### 9.5 Phone Insert Detection

For the discharging port, phone insert detection function is supported.

While the isolation MOS is off, the port (VA) is only biased by an internal weak pull up. After a phone is inserted, the port voltage is pulled low by the operating current of the phone, so the IC can detect the phone attachment. When phone insert is detected, the corresponding interrupt bit (APLOW) is set to inform MCU.

### 9.6 Adapter Detection

For the charging port (VC), the IC can detect the attachment / detachment of the adapter, and indicate the status through VCRDY bit in register 0X36H.

### 9.7 Small Current Indication

The IC monitors its output port current in discharging mode. Once the port current is lower than 50mA typically, it reports the status to MCU through INT bit.

#### 9.8 Current and Voltage Monitor Function

A specific pin VMON is used to monitor the system currents and voltages. To turn on VMON function, set bit 0X1CH<2> high and use register bits 0X2DH<3:0> to select different signals to be sent to VMON pin. MCU can use ADC to monitor the system status.

### 9.9 Operation Modes

There are totally 4 operation modes in PL94056: shutdown mode, standby mode, no digital clock mode, no DC-DC mode and normal mode.



- 1. Shutdown mode: when EN pin is pulled low, the whole system will be off and  $I_q$  will be close to be 0 uA.
- Standby mode: if no equipment is attached to PL94056 or 0X2EH<7> is set high, GOACTIVE bit will be low and PL94056 will be in standby mode. Iq will be around 60uA in this mode. Only port detection circuit and MCU LDO are alive in this mode.
- 3. No digital clock mode: if GOACTIVE is high and DISCLK in register 0X27H is set high, the digital clock will be disabled. All of the power supplies such as VDD, VCC, MCULDO etc. are all alive in this mode. Digital core will be disabled in this mode.
- 4. No DC-DC mode: if GOACTIVE is high and DISCLK is low, ENDCDC=low, all other circuits are all alive except that DC-DC is disabled.
- 5. Normal mode: if GOACTIVE is high, DISCLK is low and ENDCDC is high, PL94056 enters normal mode for charging or discharging.



# **10** Application and Implementation

### **10.1 Inductor Selection**

The operating frequency and inductor selection are interrelated in that higher operating frequencies allow the use of smaller inductor and capacitor values. The inductor value has a direct effect on ripple current. The inductor current ripple  $\Delta I_L$  is typically set to 20% to 40% of the maximum inductor current in the boost region at V<sub>IN(MIN)</sub>.

For a given ripple the inductance terms in continuous mode are as follows:

$$\begin{split} L_{BOOST} &> \frac{V_{IN(MIN)}^{2*}(V_{OUT}-V_{IN(MIN)})^{*1000}}{f^{*1}_{out\_max}^{*40\%} *V_{OUT}^{2}} H \\ L_{BUCK} &> \frac{V_{OUT}^{*}(V_{IN(MAX)}-V_{OUT})^{*1000}}{f^{*}\Delta I_{L}^{*}V_{IN(MAX)}} H \end{split}$$

where: f is operating frequency, kHz

 $V_{IN(MIN)}$  is minimum input voltage, V

 $V_{IN(MAX)}$  is maximum input voltage, V

Vout is output voltage, V

△IL is maximum inductor ripple current, A, usually select 20~40% maximum output current.

For high efficiency, choose an inductor with low core loss, such as ferrite. Also, the inductor should have low DC resistance to reduce the I<sup>2</sup>\*R losses, and must be able to handle the peak inductor current without saturating. To minimize radiated noise, use a toroid, pot core or shielded bobbin inductor.

## **10.2 CIN and COUT Selection**

In boost region, input current is continuous. In buck region, input current is discontinuous. In buck region, the selection of input capacitor  $C_{IN}$  is driven by the need to filter the input square wave current. Use a low ESR capacitor sized to handle the maximum RMS current. For buck operation, the input RMS current is given by:

$$I_{\text{CIN}} = I_{\text{OUT}(\text{MAX})} \times \sqrt{\frac{V_{\text{OUT}}}{V_{\text{IN}}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right)}$$

This input current has a maximum at  $V_{IN} = 2V_{OUT}$ ,  $I_{CIN(MAX)} = I_{OUT(MAX)}/2$ .

In the boost region,  $C_{OUT}$  must be capable of reducing the output voltage ripple because of the discontinuous output current. The effects of ESR (equivalent series resistance) and the bulk capacitance must be considered when choosing the right capacitor for a given output ripple voltage. The steady ripple due to charging and discharging the bulk capacitance is given by:

$$\Delta V_{(BOOST,Cap)} = \frac{I_{OUT(MAX)}^{*} (V_{OUT} - V_{IN(MIN)})}{C_{OUT}^{*} V_{OUT}^{*} f} V$$

Where  $C_{\text{OUT}}$  is the output filter capacitor.

The steady ripple due to the voltage drop across the ESR is given by:

 $\Delta V_{(BOOST,ESR)} = I_{OUT(MAX,BOOST)} * ESR$ 

In buck mode, V<sub>OUT</sub> ripple is given by:

$$\Delta V_{OUT} \leq \Delta I_{L}^{*} \left( \mathsf{ESR} + \frac{1}{8^{*} f^{*} C_{OUT}} \right)$$

Multiple capacitors placed in parallel may be needed to meet the ESR and RMS current handling requirements.

### 10.3 Output voltage setting

PL94056 VBUS voltage is set by an external feedback resistive divider carefully placed across the output capacitor. 1% accuracy resistor is preferred for this divider. The resultant feedback signal is compared with the internal precision VREF voltage reference by the error amplifier. The output voltage is given by the equation:



$$V_{OUT} = VREF * \left(1 + \frac{R_1}{R_2}\right)$$

where  $R_1$  is the upper resistor and  $R_2$  is the lower resistor in the feedback network.

# **10.4 Current Sense Resistor**

A power resistor with  $5m\Omega$  or less should be used to sense IBUS current and IBAT current. Resistor of 1% or higher accuracy and low temperature coefficient is recommended.

The resistor power rating and temperature coefficient should be considered. The power dissipation can be roughly calculated as  $P=I^{2*}R$ , and I is the RMS current flowing through the resistor. The resistor power rating should be higher than the calculated value.

Normally the resistor value is varied if the temperature increased and the variation is decided by temperature coefficient. If high accuracy of current limit is required, select lower temperature coefficient resistor.

# 10.5 Isolation MOSFET Selection

For each port, N-channel MOSFET can be used as isolation switch. When selecting the MOSFET, user shall consider the VGS rating, VDS rating and  $R_{dson}$  parameters. When the gate driver is turned on, the IC outputs high voltage based on the lower voltage of VBUS and port voltage. A clamping circuit is designed to guarantee that the VGS voltage will not exceed 8V.

## 10.6 Diode Selection

PL94056 use VINALL pin to power the internal driver circuits and the LDOs; if a back-to-back isolation is used on a charging port, the port voltage shall also be connected to VINALL pin through a schottky diode. Schottky diodes with small voltage drop such as SS14 are recommended for applications with low battery voltage.




# 11 PCB Layout

# 11.1 Guideline

Layout is a critical portion of good power supply design. The following guidelines will help users design a PCB with the best power conversion performance, thermal performance, and minimized generation of unwanted EMI.

- 1. The feedback network resistors should be kept close to FB2 pin. VBUS sensing path should stay away from noisy nodes and preferably through a layer on the other side of shielding layer. Sometimes, a 47pf capacitor from FB to AGND is needed to filter out coupling noise.
- 2. The input bypass capacitor must be placed as close as possible to the VBUS pin and ground pin to decouple input noise.
- 3. The output bypass capacitor must be placed as close as possible to the VBAT pin and ground to decouple output noise.
- 4. Grounding for both the input and output capacitors should consist of localized top side planes that connect to the GND pin and PAD.
- 5. The inductor L should be placed close to the SW pin to reduce magnetic and electrostatic noise.
- 6. CSP1, CSN1, CSPBUS, CSNBUS should directly connected to sensing resistor terminals, and symmetrically route to IC with a kelvin connection style.
- 7. It is better to separate inductor, power MOSFETs, input bulk capacitor, output bulk capacitor to make a good thermal balance.
- 8. Put IC away from inductor, power MOSFETs. It is better to use a ground plane.



# **11.2 Application Examples**

Fig. 11-2-1 Schematic






Fig. 11-2-2 Top Layer





Fig. 11-2-3 Bottom Layer



## 8 Packaging Information



#### IMPORTANT NOTICE

Powlicon Microelectronics Co., Ltd. assumes no responsibility for any error which may appear in this document. Powlicon Microelectronics Co., Ltd. reserves the right to change devices or specifications detailed herein at any time without notice. Powlicon Microelectronics Co., Ltd. does not assume any liability arising out of the application or use of any product described herein; neither it convey any license under its patent rights, nor the rights of others. Powlicon Microelectronics Co., Ltd. products are not authorized for use as critical components in life support devices or systems without written approval letter from the Chief Executive Officer of Powlicon Microelectronics Co., Ltd. The user of products in such applications shall assume all risks of such use and will agree to not hold against Powlicon Microelectronics Co., Ltd. for any damage.